Abstract. As the complexity of Rapid Single Flux Quantum (RSFQ) circuits increases, both current and power consumption of the circuits become important design criteria. Various new concepts such as inductive biasing for energy efficient RSFQ circuits and inductively coupled RSFQ cells for current recycling have been proposed to overcome increasingly severe design problems. Both of these techniques use ground plane holes to increase the inductance or coupling factor of superconducting integrated circuit wires. New design tools are consequently required to handle the new topographies. One important issue in such circuit design is the accurate calculation of networks of inductances even in the presence of finite holes in the ground plane. We show how a fast network extraction method with InductEx and FastHenry is used to calculate the inductances of a set of SQUIDs with ground plane holes of different sizes. The results are compared to measurements of physical structures fabricated with IPHT's 1kA cm -2 RSFQ niobium process to verify accuracy. We then do a parameter study and derive empirical equations for fast and useful estimation of the inductance of wires surrounded by ground plane holes. We also investigate practical circuits and show excellent accuracy.
Introduction
Power dissipation and bias currents are important design issues for complex Rapid Single Flux Quantum (RSFQ) circuits, especially in large scale applications [1] . One solution to reduce power dissipation is inductive biasing (LR-biasing) [2, 3] . A problem that arises from increased circuit complexity is the total bias current to a circuit and the associated magnetic field which causes performance degradation in RSFQ circuits [4] . The total current can be reduced with the use of current recycling in systems with inductively coupled circuit sections [5, 6] . Both of these design techniques depend on ground plane holes, which increase per-square inductance and the coupling factor between lines. Ground plane holes also find application in new circuits, such as the -phaseshifter circuit element [7, 8] .
Even in standard RSFQ cells without these new design techniques, careful design of the circuit inductances which are created by superconducting microstrip lines is especially important. The 2D calculation tool Lmeter [9] is widely used and offers fast results with adequate accuracy. Although good inductance calculation software is available for standard circuits, designing with ground plane holes requires reliable, accurate and fast extraction with a three-dimensional field solver.
3D-MLSI [10, 11] handles ground plane holes in multilayer planar superconductor circuits very accurately even with magnetic flux trapped in the holes, but in its current form limits modelling of terminals and vias, and is therefore much better suited to the solution of SQUID inductance and high temperature superconductivity RSFQ cells [11] .
For an efficient design process the compatibility of the field solver with the layout tool is necessary. The interface between layout tool and field solver is especially important because it must allow users to create reliable numerical models from layouts with ease. One such interface [12] was integrated into AutoCAD and read multiple layout file formats before creating 3D segmented models from which inductance was calculated with the utility MFB [13] . However, it is not actively supported today.
InductEx, which is a pre-and postprocessor for FastHenry [14] described earlier [15] , was developed to allow users to extract a network of inductances from modern fabrication-ready layouts (in multiple file formats) with no (or minimum) modelling simplifications, and is actively supported at present. InductEx has already been demonstrated to be accurate for the calculation of self and mutual inductances in superconducting thin-film integrated circuits with a ground plane [16] , and we now apply it to ground plane holes. We used the measurements of SQUID inductances [17] with ground plane holes to verify the accuracy of the calculated results. We show that, with proper modelling, InductEx yields results that are consistent with measurements. With InductEx verified for SQUID structures, we show that it is capable of handling complex geometries in RSFQ cells with ground plane holes. Furthermore, we provide a parameter study to demonstrate the relation between hole dimensions and loop inductance. We also derive empirical equations to estimate the inductance of LRbias inductors as a quick design guide.
InductEx
InductEx is interfaced in the same way as the popular and fast 2D superconductive inductance calculation tool Lmeter [9] . It is a command line application without a graphical user interface, which allows the integration into CAD tools as a drop-in alternative to Lmeter when a model requires a 3D solution. InductEx reads circuit geometries, including port definitions on a terminal layer, from industry-standard layout files (GDSII and CIF) and circuit schematics from Spice or JSIM circuit netlist files. In its current implementation, InductEx uses the magnetoquasistatic field solver FastHenry [14] with superconductivity support and current density output [18] to calculate multi-port current distribution [16] . InductEx post-processes FastHenry's port current output, calculates branch currents and uses these to solve the network of self and mutual inductances defined in the circuit netlist through singular value decomposition. We use LASI [19] and LayoutEditor [20] to create the GDSII input files, and generate the Spice netlists manually.
Test SQUIDs with ground plane holes

Modelling SQUIDs with InductEx
All layouts and models presented here are for the RSFQ niobium process of IPHT Jena [21] . The process comprises three superconducting layers. The lowest layer (M0) provides the superconducting ground plane. Two wiring layers are available: M1 is the lower and M2 the upper wiring layer. The SQUID inductance experimentally analysed in this work is defined by a microstrip line in the upper layer (M2) over the ground plane (M0). In order to create a more realistic comparison between the models and measured SQUID data, we do not use simplified models that assume a uniform geometry in one dimension, but rather model the full SQUID geometry, with junctions, feed-arms and bias tee-in (see figure 1(a) ). Four ports are used as shown in the circuit schematic in figure 1 (b) to remove the influence of edge effects and junction parasitics on the calculation of the loop inductor. The difference of the phase of the superconducting wave function between two Josephson junctions induced by a control current during SQUID modulation measurements is solely determined by the inductance of L Loop (see [22] for a mathematical discussion), and we therefore compare the calculation results for L loop with measured data. 
Segmentation and calibration
FastHenry's calculation results are sensitive to the size of the orthogonal segments used by InductEx to model three-dimensional current distribution (see [16] , Fig. 5 and Fig. 6 ), as well as the number of filaments into which segments are subdivided. From the dimensions of the SQUIDs, we therefore selected a standard segment size of 2.5 m (or as close as possible to this) for all models, with subdivision of segments into 2 height filaments for layer M0, and 3 height filaments for layers M1 and M2. This segmentation and filamentation strategy, applied similarly to all problems, was then calibrated against three test structures (see [16] ) manufactured with the same wafer run to remove both the effects of the large segmentation size and the realized parameter tolerances of the specific fabrication run. The calibration technique, which involves the artificial adjustment of London penetration depth of superconducting layers and the thickness of isolation layers to obtain a best fit over the test structures, as well as the verified accuracy thereof is discussed elsewhere [16] . We use the same calibration structures for every fabrication run. The calibrated parameter values (layer thickness, penetration depth, mask-to-wafer offset, etc.) differ for each fabrication run, and are not shown here. However, the calculated inductance results for this fabrication run, using the calibrated parameter values, are shown in Table 1 . The root mean squared error (RMSE) between the three calculation results and measurements is 0.5%, which indicates that the calibration is very good, and further calculation results on structures manufactured during this fabrication run can be used with confidence.
The segmented model created by InductEx for the SQUID in figure 1(f), with the segmentation parameters listed above, is shown in figure 1(a) .
Geometries analysed
We analyzed a set of SQUIDs with loop inductors crossing ground plane holes of various dimensions, of which some microphotographs are shown in figure 1(c) -(f). The relevant dimensions are the width of the microstrip line s, the length of the hole D, and the width of the hole W, as shown in figure 1(f). Note that hole width W is defined as the distance from the microstrip edge to the edge of the hole, and that holes are symmetrically aligned with the microstrip lines. 
Experimental results
The average measured results over 4 chips for SQUIDs with inductors over ground plane holes with W ranging from 2.5 m to 20 m are shown in figure 2 . The results calculated with InductEx after the calibration with the devices mentioned in Section 3.2 are also plotted. The worst-case accuracy is -3.2%, and the RMSE over the range of experiments is 2.2%.
The consistent results between experimental measurements and calculations done with InductEx confirm the validity of the modelling techniques and the accuracy of InductEx for superconductive lines over ground plane holes in the technology analysed here. This also extends the results reported earlier with Inductex and FastHenry [16] .
Utilization of InductEx for practical circuits with ground-plane assisted inductance
With the calculation accuracy of InductEx verified over the rectangular ground plane holes discussed above, we applied it to practical circuits with ground plane holes. SQUID test structures were manufactured to duplicate the exact dimensions of the inductances of interest for practical measurements.
-phaseshifter
The first example is the -phaseshifter, which consists of a superconducting ring wherein a single flux quantum has to be trapped during the cool down of the circuit. The use of phase-shifting elements in RSFQ logic cells has been shown to improve operating range [23] . In contrast to other phase-shifting elements, the -phaseshifter has the advantage of being easy to implement in a standard Nbtechnology, which makes it to a promising candidate for practical applications. The controlled initialisation of -phaseshifters in RSFQ logic cells has been demonstrated [7] , and it was shown that a ground plane hole is necessary to attain the desired flux trapping in the -phaseshifter. A microphotograph of a SQUID loop containing such a -phaseshifter with a ground plane hole is shown in figure 3 , and its practical implementation in a Toggle Flip-Flop (TFF) is described and shown in [7] . Replacing the storing inductance of the TFF with the -phaseshifter that includes a ground plane hole (required for reliable initialization) while matching the optimal inductance of the TFF requires careful design, and this example demonstrates the capability of InductEx.
To compare the simulated data with experimental results, SQUID test structures were manufactured to measure the inductance of the SQUID loop between junctions J 1 and J 2 , both with and without a ground plane hole in the centre of the loop inductance (see figure 3) . The average measured results from four chips, along with InductEx calculations for the same layouts, are listed in table 2. The results agree remarkably well.
When the -phaseshifter is used to replace the storing inductance of an RSFQ cell it is important to consider the influence of the hole on the inductance, otherwise a significant reduction in the operating margins of the cell can be expected. 
LR-biasing for RSFQ circuits
Another application for ground plane holes in RSFQ circuits is LR-biasing [2, 3] , which enables more power efficient devices than standard resistively-biased circuits, but require large bias inductors. These can be realized by long microstrip lines or by wires crossing ground plane holes which is more space efficient [2] . The circuit shown in figure 4(a) is a Toggle Flip-Flop (TFF) with LR-biasing where the bias inductors cross ground plane holes.
Again we used a SQUID test structure to verify the InductEx calculation results. The microphotograph of the SQUID used for the experiments is shown in figure 4(b) . The average measured results from two chips are listed in table 2 together with calculated results, and the agreement is excellent. However, the TFF layout in figure 4(a) has moats touching the ground plane holes of inductors L IB1 and L IB3 (see figure 5 and figure 6 for a definition of the inductors) . This increases the loop area between the bias injection and return currents and increases inductance. Although the increased inductance has a beneficial effect in LR-biasing, we can model the layout with InductEx, as shown in figure 6 , and use this example to observe the effects of moats touching the ground plane holes of inductors. In order to limit memory use and calculation time, we model the ground plane only up to 10 m away from significant features; a value selected through experimentation as the closest distance that yields good agreement between both calibration structure and ground plane hole calculations and measurements. Smaller ground plane coverage constricts current flow around ground plane holes, which results in higher calculated inductance.
The calculation results are shown in table 3, and it is clear that only L IB2 , which touches no moats, has an inductance close to that of the reference SQUID in table 2 (the microstrip line from the ground plane hole to the tee-in with the circuit adds to the inductance of L IB2 ). The other inductors are between 30 % and 40 % higher than the design value.
Inductance calculations were repeated for a layout where moats are separated from the inductor ground plane holes by 10 m. Current density plots for the original and isolated-moat layouts are shown in figure 7 , and the calculation results in table 3 show values for L IB1 and L IB3 that are very close to that measured for the reference SQUID.
The current density plot illustrates that in the case of the connected moats the area between current input wire and the return path becomes larger. This increased area influences the inductance, which also increases. The conclusion is that the size and the shape of a ground plane hole has a significant influence on the inductance of a stripline. In general, therefore, a numerical inductance calculation is unavoidable when accurate inductor design is required for practical circuits with ground plane features. However, for uniform structures with rectangular ground plane holes it should be possible to give an approximation formula that provides a rough idea of the inductance. This is helpful for quick layout in cases where high accuracy is not crucial, for example the inductance for LR-biasing.
Parameter study
With InductEx verified experimentally for complex layouts with ground plane holes, we use it to study the effects of hole dimensions for which physical test structures are not available in order to determine empirical inductance design equations from a parameter study. A smaller investigation into a similar strip-over-hole problem has been published [24] , with the conclusion that two-dimensional approximations are irrelevant. A much more detailed and thorough study has also been done for the inductance of high-temperature superconductive circuit structures [25] . Here, however, we focus only on the IPHT RSFQ niobium process and attempt to derive quick design equations.
The results shown in figure 8 were generated with InductEx for a 5 m wide line in M2 of the IPHT RSFQ process [21] crossing a ground plane of which both the length D and width W (as defined in figure 1(f) ) are varied. The calculated results equal the sum of L 3 and L 4 in figure 1(b) . The results are calculated by subtracting the calculated inductance of a short reference SQUID with no hole in the ground plane from the calculation for each holed structure to leave only the inductance of the length of line over the actual ground plane hole.
The results in figure 8 show that there is no good linear agreement between line inductance and hole dimensions for arbitrary hole sizes, which suggests that numerical analysis is required for the design of inductance over ground plane holes.
In order to reduce the degrees of freedom for the parameter study, we fixed wire width s to 5 m and 10 m, which are typical widths for layouts in the IPHT RSFQ process. Furthermore, we investigated holes with square dimensions to determine if a linear relationship between hole dimension and inductance can be found as for square washers [26] [26] ) or square pickup loops [28] . We investigated two geometries, one where W equals D that effectively gives a hole twice as wide as it is long, and the other with W equal to 0.5D to give an effective square hole. Calculations were done with hole length D varied from 10 m to 100 m. The results calculated with nominal technology parameters are plotted in figure 9 .
Return current flow around the hole remains close to the edges, so that it is reasonable to approximate the first geometry (W = D) as two square pickup loops in parallel, with the inductance of the loop formed by the wire and the current return path around the hole derived from [27] as:
where s is the width of the wire and D the length of the hole as defined in figure 1(f), and 1 < s/D < 20 for the structures calculated here. The equation gives results remarkably close to numerical calculations, with a difference of -7 % to -3 % for s = 5 m and -4 % to -9 % for s = 10 m when D is swept from 10 m to 100 m. By adjusting the equations empirically to reduce the difference from the numerical calculations to less than 2 % over the range D = 10 m to D = 100 m, we find
for s = 5 m, and
for s = 10 m. Equations (2) and (3) are plotted as fit functions in figure 9 (a). For the second geometry (W = 0.5D) we approximate the inductance as the series sum of two square pickup loops with side length W in parallel with the same combination, to derive the inductance of the loop formed by the wire and the current return path around the hole as
Equation (4) gives solutions that are 5 % to 25 % higher than the numerically calculated values for the range of s and D investigated here, but again the equation can be adjusted empirically to yield results that differ by less than 2 % from numerical calculations for the range of geometries investigated here. For s = 5 m, this yields 
Equations (5) and (6) are plotted as fit functions in figure 9(b) . These empirical equations are by no means exhaustive, but allow quick inductor design with good accuracy for LR-biased circuits in the IPHT RSFQ niobium process. However, in some practical circuits, as demonstrated in Section 4, holes have to be fitted within constrained dimensions or accurate inductance calculation is crucial. For such circuits, numerical analysis is always required.
Conclusion
We showed that InductEx accurately calculates the inductance of superconducting lines over ground plane holes for the low-Tc niobium RSFQ process from IPHT when compared to measured results. The calculation results, which agree with an RMSE of 2.2 % to a set of measured structures, are much more accurate than ground plane hole calculations reported earlier [16] even though the modelling strategy is the same. This vindicates the earlier conclusion that more test structures were needed to investigate inductance over ground plane holes.
Equations for the fast estimation of inductance over ground plane holes were derived empirically through the use of InductEx. These equations allow quick design of inductance for LR-biased circuits with good accuracy.
We also showed that inductance calculation of full 3D geometry RSFQ cells is now possible, and demonstrated remarkable accuracy against measured examples. The results presented here also enable us to design complex layouts for inductively-coupled, isolated ground plane circuits with InductEx, on which we will publish in the near future.
